Santa Cruz, Calif. — Three tool vendors are pitching breakthroughs in IC physical design in advance of next week's Design Automation Conference. New products include a fast design-rule checking (DRC) ...
Each generation of IC design technology introduces new levels of complexity, and logic verification teams face a host of new challenges due to this dramatic rise in IC design complexity. As a result, ...
IC packaging has come into its own, where once traditional packaging was a “necessary evil,” today’s packaging can add significant value. There is an increase in functional density and flexibility by ...
The promise of scalability and efficiency is accelerating the migration of electronic design automation (EDA) to the cloud. Unlimited on-demand compute resources fundamentally change the chip design ...
Check out videos and other coverage from DAC 2022. Siemens EDA unveiled a new mixed-signal verification tool that chip designers can use to evaluate systems-on-chip (SoCs) used everywhere from data ...
SHANGHAI--(BUSINESS WIRE)--Xpeedic today announced that its on-chip passive EM simulation suite has been certified by Samsung Foundry for its advanced 8LPP (8nm Low Power Plus) process technology. The ...
Layout for ICs at process geometries of 90 nm and below becomes a very dicey affair. Even at 180 nm, the number of design rules that must be enforced for an ASIC or system-on-a-chip to be ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results